← tools
FPGA / HDL
Icarus Verilog in-browser · real VCD waveforms
RTL simulation, not physical timing
DESIGN.V
TESTBENCH.V
WAVEFORM / SURFER
Wellen VCD backend · scroll to zoom · drag to pan
VCD ↓
Run the example to generate a waveform.